

#### Lecture 19 Phase Locking & Timing/Carrier Recovery March 14, 2024

#### JOHN M. CIOFFI

Hitachi Professor Emeritus (recalled) of Engineering

Instructor EE379A – Winter 2024

### **Announcements & Agenda**

- Announcements
  - We distribute the final at end of lecture today.
  - Due tomorrow at 5:30pm if not special arrangement, send via email to Ethan by then.
    - You can use your own favorite paper as easier to scan.

#### Today

- Phase Error Detection and VCO's, slide 5
- Phase locking
  - continuous
  - Discrete-time
- PLL Analysis
- Symbol Timing
- Carrier Recovery

- Feedback PS8
  - 6-10 hours
  - FIR
    - W combines MF and FF filter (MS-WMF)
    - B is best one-sided channel length
  - D-transform (set  $D = Z^{-1}$ ); D=delay
    - Water-filling & Diversity (thank you for trying)



### **Check the Clocks!**

- What's wrong ???
  - The modulator checks.
  - The detector checks.
  - The channel is easy.
  - But the results are awful.





- Check the clocks!
  - Symbol/subsymbol clock
  - Sampling clock  $\frac{1}{T'} = \frac{p}{q \cdot T}$  exactly.
  - Carrier frequency
    - Small percentage error on high frequency can be huge w.r.t. the baseband signal's bandwidth.



March 14, 2024

L19: 3

# Phase Detection & Voltage-Controlled Oscillators

Section 6.1

March 14, 2024

### The Phase Lock Loop



- The 3 basic PLL functions are the:
  - Phase detector finds phase error  $\phi(t)$  between current  $\hat{\theta}(t)$  and desired  $\theta(t)$ ,
  - Loop filter smooths noise/jitter from phase error,
  - Voltage-controlled oscillator (VCO) accumulates filtered phase errors to update phase estimate  $\hat{\theta}(t)$ .

Well, but, if I have s(t), who needs to estimate phase – I already have it ???



March 14, 2024

Section 6.1

L19: 5

### **Ideal Phase Detector**

- An ideal phase detector would be nice to have but is not realizable also,  $\theta$  may be random.
  - And thus  $\phi(t) = \theta(t) \hat{\theta}(t)$  is random also.
  - $\mathbb{E}[\phi(t)] = 0$  is desirable.
  - Phase jitter  $\sqrt{\mathbb{E}[\phi^2(t)]}$ ; slight distinction from timing jitter where  $\delta t \triangleq$  time offset from correct zero crossing,  $\sqrt{\mathbb{E}[(\delta t)^2]}$
- Modulo-2π Phase detector



### Avoid cycle slips with local oscillater frequency within factor of 2x (1/2x to 2x). This recovers actual frequency.



March 14, 2024

Section 6.1.1

L19: 6

### **Generate the phase-error directly**

We might have (or generate) a noisy version of 
$$s \to s + n$$
,  
• Mix with local phase for phase-error:  
 $s = \cos[\theta_{lo} + \theta] + n$   
 $-\hat{s} = \sin[\theta_{lo} + \hat{\theta}]$   
Lowpass  
filter  
 $f$ 

$$-\cos\left(\omega_{lo}t+\theta\right)\cdot\sin\left(\omega_{lo}t+\hat{\theta}\right) = \frac{1}{2}\left\{-\sin\left(2\omega_{lo}t+\theta+\hat{\theta}\right)+\sin\left(\theta-\hat{\theta}\right)\right\}$$

- So the lowpass recovers  $\phi(t)$ , or really  $\sin \phi(t) \cong \phi(t)$  for small  $\phi(t)$ .
- The low frequency noise in s + n will also pass to phase error.



March 14, 2024

Section 6.1.1

L19: 7

### **Sampling Phase Detector**



• Sample on the rising edge of local sinusoid, at time where phase satisfies  $\theta_{lo} + \theta = -\frac{\pi}{2}$ .

- Therefore, the input sinusoid has phase  $\theta_{lo} + \theta + \hat{\theta} \hat{\theta} = \theta_{lo} + \hat{\theta} + \theta \hat{\theta} = -\frac{\pi}{2} + \phi$ 
  - Remove offset (add  $\pi/2$  same as use sin instead of cosine).
- Again, this assumes small error so  $\sin(\phi(t)) \cong \phi(t)$ .



March 14, 2024

Section 6.1.1

L19: 8

### **Binary Phase Detector**

Α

Adjusts overlap:



(sign change on this example)



March 14, 2024

Section 6.1.1

L19: 9

### **Voltage-Controlled Oscillator**

- Continuous
  - Purchase it hardware.

$$\frac{d\hat{\theta}}{dt} = k_{vco} \cdot e(t)$$

- Discrete-time
  - Look-up table and adder to generate corresponding sinusoid

$$\hat{\theta}_{k+1} = \hat{\theta}_k + k_{vco} \cdot e_k$$

- Divider circuit: if VCO frequency is not the desired frequency.
- The clock rate is much higher than the frequency of interest, and a counter reduces it to obtain a phase estimate at desired frequency.





Section 6.1.2

### **Jitter and distortion**

- Noisy sinusoid is x(t) = s(t) + n(t).
- Analysis linearizes about derivative  $\delta x = \left(\frac{dx}{dt}\right) \cdot \underbrace{\delta t}_{timing}$ .
- Distortion "SNR" for the signal error related to timing error is:

$$\operatorname{SNR} = \frac{\mathbb{E}\left[x^2\right]}{\mathbb{E}\left[(\delta x)^2\right]} = \frac{\mathcal{E}_{\boldsymbol{x}}}{(dx/dt)^2 \cdot \mathbb{E}\left[(\delta t)^2\right]}$$

For sinusoid nominal (or max) frequency *f<sub>max</sub>*

• 
$$SNR = \frac{\varepsilon_x}{4\pi^2 \cdot (f_{max} \cdot \delta t)^2}$$
.

- To hold phase-distortion SNR constant as frequency increases, jitter must decrease
  - Requirements are tougher as bandwidth increases.



Section 6.1.2.2

L19: 11

# **Phase Locking**

Section 6.2

March 14, 2024

### **Continuous-Time PLLs**



- First-order PLL has  $\beta = 0$ :
  - $\frac{d\hat{\theta}}{dt} = \alpha \cdot \phi(t)$ ; can only track a constant phase offset.
- Second-order PLL has  $\beta > 0$ :
  - $\frac{d\hat{\theta}}{dt} = \alpha \cdot \phi(t) + \beta \cdot \int \phi(t) \cdot dt$ ; can track a linearly varying phase offset or frequency offset & a constant phase offset



Section 6.2.1

L19:13

### **PLL Convergence**

**First-Order PLL** 

• Constant phase input  $\theta_0 \cdot u(t) \rightarrow$  Laplace transform  $\frac{\theta_0}{s}$ .

$$\hat{\theta}(s) = \frac{\alpha}{s+\alpha} \cdot \frac{\theta_0}{s} \to \hat{\theta}(\infty) = \lim_{s \to 0} s \cdot \hat{\theta}(s) = \theta_0$$

• Equivalently  $\theta_0 \cdot u(t) \rightarrow \phi(\infty)=0$  .

• So if  $\alpha > 0$ , any constant phase offset is driven to zero by the PLL.

• Affine phase input 
$$(\theta_0 + \Delta \cdot t) \cdot u(t)$$
, where  $\Delta = \frac{d\theta}{dt} - \omega_{lo}$ ,  $\rightarrow$  Laplace transform  $\frac{\theta_0}{s} + \frac{\Delta}{s^2}$ 

• With 
$$\beta = 0$$
;  $\hat{\theta}(\infty) = \lim_{s \to 0} s \cdot \phi(s) = \frac{\Delta}{\alpha}$ , so this is a nonzero phase error.

• With 
$$\beta > 0$$
;  $\phi(s) = \frac{s^2}{s^2 + \alpha \cdot s + \beta} \cdot \left(\frac{\theta_0}{s} + \frac{\Delta}{s^2}\right) \rightarrow \lim_{s \to 0} s \cdot \phi(s) = 0$ . Second-Order PLL  
March 14, 2024 Section 6.2.1.1-2 L19: 14 Stanford University

#### **Discrete-Time PLLs**



Loop Filter – VCO combination yields

$$\frac{\dot{\Theta}(D)}{\Theta(D)} = \frac{D \cdot k_{vco} \cdot F(D)}{1 - [1 - k_{vco} \cdot F(D)] \cdot D}$$
$$\frac{\Phi(D)}{\Theta(D)} = \frac{D - 1}{D \cdot [1 - k_{vco} \cdot F(D)] - 1}$$

Section 3.12

March 14, 2024

Section 6.2.2

~

L19: 15

### **Discrete PLL operation**

- 1<sup>st</sup> Order tracks well only phase offset.
  - Discrete-time constant phase is:
    - $\theta_k = \theta_0 \cdot u_k$  or  $\frac{\theta_0}{1-D}$ .
  - Phase error is  $\phi_k = \theta_0 \cdot (1-\alpha)^k \cdot u_k$ .
  - $\rightarrow$  0 for  $k \rightarrow \infty$  if  $0 < \alpha < 1$ .
  - Final Value  $\phi_{\infty} = \lim_{D \to 1} (1 D) \cdot \Phi(D)$ .
- 1<sup>st</sup> order with frequency offset
  - Discrete-time frequency offset is:
    - $\theta_k = \Delta \cdot k \cdot u_k \text{ or } \frac{\Delta \cdot D}{(1-D)^2}$ .
  - Phase error is  $\phi_{\infty} \rightarrow \Delta/\alpha > 0$ .
  - Big  $\alpha$  , converge fast, but more jitter.
- Second Order tracks also freq offset
  - constant frequency offset
  - $\rightarrow$  0 for  $k \rightarrow \infty$  if poles outside unit circle.
  - Choose  $\alpha$  and  $\beta$  for tracking speed,
  - AND ALSO for jitter limit.

$$\hat{\theta}_{k+1} = \hat{\theta}_k + \alpha \cdot \underbrace{\left(\theta_k - \hat{\theta}_k\right)}_{\phi_k} \quad \frac{\Phi(D)}{\Theta(D)} = \frac{1 - D}{1 - (1 - \alpha) \cdot D}$$

$$\hat{\theta}_{k+1} = \hat{\theta}_k + \hat{\Delta}_k + \alpha \cdot (\theta_k - \hat{\theta}_k)$$

$$\hat{\Delta}_k = \hat{\Delta}_{k-1} + \beta \cdot (\theta_k - \hat{\theta}_k)$$

$$\underbrace{\widehat{\Delta}_k}_{\phi_k} = \frac{(1 - D)^2}{1 - (2 - \alpha - \beta) \cdot D - (1 - \alpha) \cdot D^2}$$
Second-Order PLL



March 14, 2024

Section 6.2.2.1-2

#### L19: 16

Stanford University

**First-Order PLL** 

### **Phase-Locking with interpolation**



This very useful for systems with packets of subsymbols. Also when "direct conversion" is used, so carrier and symbol/sampling clocks all derive from single master clock source (VCXO) For instance, 4G/5G use  $1/T''=30.72 \cdot integer$  MHZ.

See https://en.wikipedia.org/wiki/Crystal\_oscillator\_frequencies

- Main loop phase locks higher speed clock  $1/T = 1/p \cdot T'$ , but divides by q also, so that  $1/T' = 1/q \cdot T'$
- Thus,  $1/T = q/p \cdot 1/T$ , where q/p can be any rational fraction.

Section 6.2.3

L19: 17

# **PLL Analysis**

Section 6.2.2

March 14, 2024

### Generation of s(t) and/or $\phi(t)$ has noise

- Even if it is a pilot sinusoid, there is still added channel noise.
- Data-dependent jitter (data patterns cause clock to appear variable over short term.), Secs 6.3 and 6/4.
- 1<sup>st</sup>-order PLL Noise Response is (high-pass ~ all-pass, increases noise):

$$\Phi_n(D) = \frac{1-D}{1-(1-\alpha)\cdot D} \cdot N_{\theta}(D)$$

$$\phi_{n,k} = (1-\alpha) \cdot \phi_{n,k-1} + \left(n_{\theta,k} - n_{\theta,k-1}\right)$$

- DC is blocked (essentially reflects  $\theta_{\infty} = \theta_0$ ).
- "Anything else" passes to phase error almost equally.



Stanford University

- With white noise input jitter  $\sigma_{\theta}^2 = \mathbb{E}[\theta]$ , the steady-state variance is  $\sigma_{\phi}^2 = \mathbb{E}[\phi^2] = \frac{\sigma_{\theta}^2}{1 \alpha/2}$  (increases noise).
- Larger  $\alpha$  permits faster tracking, but admits more jitter; 1<sup>st</sup>-order PLL always increases jitter.

ß

March 14, 2024

Section 6.2.2.1

L19: 19

### **Second Order Noise**

2nd order PLL – Sec 6.2.2.2, Problem PS8.5 (6.2)

$$\Phi_n(D) = \frac{(1-D)^2}{1-(2-\alpha-\beta)\cdot D + (1-\alpha)\cdot D^2} \cdot N_\theta(D)$$

- Try for real roots (stability) typically (β<< α)</li>
  - although can design to attempt lower (notch) gain at some freqs
    - E.g., 60 or 120 Hz jitter



- Designer can adjust parameters
  - or use more complex filters. See Problem 6.9's 3<sup>rd</sup>-order loop for some fun (tracks Doppler).
  - Higher-order PLLs can introduce instability as some roots can approach stability boundary (unit circle) in overall feedback system.



Section 6.2.2.2

# Symbol Timing (generate a noisy s(t))

Section 6.3

March 14, 2024

### **Open-loop timing recovery**

• Open loop does not use  $\widehat{x}$ .



The squaring produces a noisy periodic signal:

$$y^{2}(t) = \left[\sum_{m} x_{m} \cdot h(t - mT) + n(t)\right]^{2}$$

$$E\left\{y^{2}(t)\right\} = \sum_{m} \sum_{n} \mathcal{E}_{\boldsymbol{x}} \cdot \delta_{mn} \cdot h(t - mT) \cdot h(t - nT) + \sigma_{n}^{2}$$
$$= \mathcal{E}_{\boldsymbol{x}} \cdot \sum_{m} h^{2}(t - mT) + \sigma_{n}^{2} \quad ,$$

• So, the mean-square is periodic:

$$y^{2}(t) = \underbrace{\mathbb{E}[y^{2}(t)]}_{periodic,1/T} + \underbrace{(y^{2}(t) - \mathbb{E}[y^{2}(t)])}_{deviation (noise)}_{data-dependent jitter}.$$

**Indeed any nonlinear function** f(y) that has nonzero power series term,  $f''(y) \neq 0$ , for can work to produce noisy periodic.

Choose  $\alpha$  and  $\beta$  accordingly , also the pre-filter @ 1/2T helps pass only frequencies that square to 1/T.



March 14, 2024

Section 6.3.1

L19: 22

### **Complex BB, QAM Version**

• Envelope Timing:



- ET presumes carrier is already known, phase-locked.
- The "squaring" generalizes to complex magnitude (squared).
- Otherwise, the concept remains the same.



### **Decision-Directed Timing Recovery**



- Approximate  $\frac{d}{dt}$  by (stochastic) gradient (sub gradient), so  $\frac{dJ}{d\tau} \approx \hat{x}_k \cdot z_{k-1} \hat{x}_{k-1} \cdot z_k$ 
  - has same sign on average as true gradient, =0 when converged,
  - and presumes channel pulse-response symmetry about the optimum sampling point.



March 14, 2024

Section 6.3.2-4

L19: 24

# **Carrier Recovery**

Section 6.4

March 14, 2024

### **Open Loop Carrier Recovery**

• Square the passband signal directly:



Compute average/autocorrelation to analyze:

$$\begin{split} r_{y}(\tau) &= \mathbb{E} \left\{ y(t)y(t-\tau) \right\} \\ &= \mathbb{E} \left\{ \left( \frac{y_{A}(t) + y_{A}^{*}(t)}{2} \right) \left( \frac{y_{A}(t-\tau) + y_{A}^{*}(t-\tau)}{2} \right) \right\} \\ &= \frac{1}{4} \mathbb{E} \left[ y_{A}(t) \cdot y_{A}^{*}(t-\tau) + y_{A}^{*}(t) \cdot y_{A}(t-\tau) \right] \\ &+ \frac{1}{4} \mathbb{E} \left[ y_{A}(t) \cdot y_{A}(t-\tau) + y_{A}^{*}(t) \cdot y_{A}^{*}(t-\tau) \right] \\ &= \frac{1}{2} \Re \left[ r_{y_{A}}(\tau) \right] + \frac{1}{2} \Re \left[ r_{y_{A}}(\tau) \cdot e^{2j(\omega_{c}t+\theta)} \right] \quad . \end{split}$$

Noisy sinusoid at twice the carrier

$$\mathbb{E}\left\{y^{2}(t)\right\} = \frac{1}{2}\Re\left[r_{y_{A}}(0)\right] + \frac{1}{2}\Re\left[r_{y_{A}}(0)e^{2j(\omega_{c}t+\theta)}\right]$$



March 14, 2024

Section 6.4.1

L19: 26

### **Decision-directed carrier recovery**



Can initialize with known training sequence

$$\varphi_{k} = \arctan \frac{\hat{a}_{k}b_{k} - a_{k}\hat{b}_{k}}{a_{k}\hat{a}_{k} + b_{k}\hat{b}_{k}}$$

$$\approx \arctan \frac{1}{\mathcal{E}_{\boldsymbol{x}}} \left(\hat{a}_{k}b_{k} - a_{k}\hat{b}_{k}\right)$$

$$\approx \frac{1}{\mathcal{E}_{\boldsymbol{x}}} \left(\hat{a}_{k}b_{k} - a_{k}\hat{b}_{k}\right)$$

$$\propto \left(\hat{a}_{k}b_{k} - a_{k}\hat{b}_{k}\right),$$



March 14, 2024

Section 6.4.2



## End Lecture 19 Thank you all and good luck!